# Performance Comparison of 7-level Multi-Level Inverter Topologies using FPGA

 R.Nithya<sup>a\*</sup>, Research Scholar, Department of Electronics and Instrumentation Engineering, Annamalai University, Chidambaram, Tamil Nadu, India. email: nithiazure@gmail.com
Dr. T. Anitha<sup>b</sup>, Associate Professor, Department of Electronics and Instrumentation Engineering, Annamalai University, Chidambaram, Tamil Nadu, India. email: rgm\_anitha@rediffmail.com
Dr.M.Arulaalan<sup>c</sup>, Professor, Department of Electronics and Communication Engineering, C K College of Engineering & Technology, Cuddalore, Tamil Nadu, India. email: arulaalan@gmail.com

*Abstract:*-This paper compares the Multi-Level Inverter namely Switched Ladder and H-Bridge Topologies for the performance parameters. The topologies considered are fed with the switch patterns from the non-carrier angle manipulated formula. The switching angle algorithm identifies on which particular angle the signal has to be generated. It is identified based on four algorithm namely half height method, equal phase method, This paper concentrates on the 7level MLI AC output using the synthesizable VHDL code and implemented using the FPGA in real-time. For verification in simulation, the cross-compiling is attained using the System Generator tool.

*Keywords:* Switched Ladder Inverter Topology, H-Bridge Inverter Topology, Switching Angle Method, Field Programmable Gate Array

## I. INTRODUCTION

The Multi-level Inverter is a power circuit used for converting the DC to AC output. The MLI requires switch patterns for generating the level of the AC output. Based on the switching and topology used, the MLI circuit can be categorized. The PWM signal is a signal suitable for the MLI to be converted to produce a PWM signal, which is a high carrier overlapping signal. The signal instructions of MLI are defined as phase configuration, phase configuration and variable phase-counter configuration. In recent years, carrier-free PWM generation has been used to control MLI circuits.

This non-carrier-based PWM is generated by the happening of ON and OFF periods on the digital scale for the sake of coding. A variable angle can be defined for each quadrant of the AC output depending on the number of degrees. The non-carrier switching angle algorithm is advantageous in comparison to the carrier-based method for the following reasons; i) accuracy in the generation of the triggering angles, ii) low%THD for any level of the inverter irrespective of the topology used, and iii) ease in designing using compatible digital controllers. The other aspect of the inverter classification is the topology of the circuitry.

The MLI classification based on topology depends on the type of circuitry and the number of switches used. The need for MLI topology design is to achieve lower cost and higher performance through optimization of components [1]. Although many inverters are classified by the number of devices used, their size and design are not straightforward; The MLI topology is designed to account for the reduced number of switches [2]. MLI topology with reduced switching and DC voltage is suitable for many switching applications [3]. Inverter topologies based on low voltage devices can use fewer switches and DC voltage and have very low stress [4]. Dual-source-based MLI uses low-power transformers to operate symmetrically and asymmetrically to suit rooftop PV applications [5]. A low THD% output ladder can be produced by using a suitable switching device [6]. The switched ladder topology

has the adaptability to various voltage ratios and the placement of DC sources with fewer power switching components [7]. The reduction in switched ladder-based MLI achieves enhanced output level helping in a smooth transition and diminished%THD of the AC output [8].

To generate the inverter AC output, select harmonic cancellation to eliminate low order by optimizing the angle of the MLI [9].HHM-SAM exhibits lower THD for MLI converters at all resolutions [10]. MLI transformation using FPGA control has been proven to have the advantages of low design, high speed, strong adaptability and low hardware [11]. The FPGA-based control for the MLI provides similarity in the %THD of both simulation and experimental results [12]. In this study, VHDL codes were used in the design of 7-stage ladder inverter and H-bridge inverter circuits. The following sections describe the angle adjustment method and switch ladder multilevel inverter topology used to create the proposed 243-level AC output.

## **II. STUDY OF MULTI-LEVEL INVERTER TOPOLOGY**

In this study, two topologies are considered to evaluate the 7-phase multilevel inverter. The topologies considered are hybrid bridge multilevel inverter and switch ladder multilevel inverter circuits. Both topologies use switches to control the level of the MLI circuit. Topologies are compared based on topology, number of switches used, and performance parameter. The following sections discuss MLI topologies.

#### i) H-Bridge Multi-Level Inverter

As the name suggests, MLI's H-bridge topology uses the "H" switching pattern, which is controlled by switching as required at Level 7 in the MLI. In each of the H-bridges, there are 4 switches to designate the voltage polarity. Based on the direction of the flow of current in the voltage source of the H-bridge, the 4 switches are ON and OFF to give the positive and negative voltage values for the levels. The voltage values for the H-bridge vary based on the level required in the MLI circuit. The Cascaded topology of the H-bridge provides an opportunity to series connect with another H-bridge to add up for higher levels of the MLI AC output. If the DC sources used in the H-bridges are of the same value, it is referred to as "Symmetrical"; and if the DC sources used in the H-bridges are of different values, it is referred to as "Asymmetrical". The DC value assignment can be based on the progression namely in powers of 2 to call it "Binary" or in the power of 3 to call it "Trinary". Depending on the value of the DC series used, the switching pattern of the levels will change. The schematic diagram of a 7-phase H-bridge cascade multilevel inverter is shown in Figure 1.

## ii) Switched Ladder Multi-Level Inverter

Switched ladder multilevel inverter topology operates using the ladder pattern of switches. The switched ladder has two switches per DC voltage for its direction of operation. Based on the ON and OFF of the switch, the DC voltage value may be considered positive or negative. The number of levels in the output inverter should have more ladder circuits in the topology. The DC voltage values can be the same or in progression for the number of levels required. The switching patterns for the switch are the same for the switched ladder inverter as in the H-bridge Inverter. Figure 2 shows the topology of the switched ladder Multi-level inverter for 7-level.

In this study, a 7-phase multi-level inverter AC output field was designed using H-bridge and switching ladder topology. For the sake of controlling the inverter, the switch patterns are fed with the ON and OFF of switches. This is done using angle modulation as a non-carrier digital pulse width modulation. Traditionally, carrier-based pulse width modulation methods are used to design control switches. This work focuses on generating SAM-based switching designs using VHDL programming code and implementing them on FPGA devices. The designed switched synthesis VHDL code was analyzed using the synthesis method in the MATLAB Simulink tool.



Fig.1 Circuit diagram for the 7-level H-bridge MLI topology



Fig 2 Circuit diagram for the 7-level Switched Ladder MLI topology

## **III. RESULTS AND DISCUSSION**

The 7-level AC outputs are generated using the H-bridge and Switched Ladder topology using the non-carrier SAM algorithm. Among the SAM algorithms, the Half Height SAM algorithm is used for the switch pattern generations for its advantages for low THD% in the AC output of the MLI. The VHDL code for the HH-SAM algorithm is derived and equated digitally to

the resolution of  $2^8$  bits for developing the behavioural model of the code. Use a software generator to convert VHDL code that can be placed in Xilinx Simulink modules. Figure 3 shows the cross-compiled VHDL code of the MLI topology. The switching structure of the MLI circuit and the switches that will feed the MLI are shown in Figure 4. In 7-level Switch ladder topology, the number of switches used is only 6 (3 positive switches and 3 negative switches). The complementary switching of these 6 switch patterns is produced by the Inverter circuit in the topology. The number of switch patterns for the H-bridge is more compared to the switched ladder topology as given in Fig 7. The % THD is 12.52 and the same for the 7-level MLI circuit using the SLM and H-bridge is shown in Figure 5 and Figure 8 respectively. The parametric analysis for the presented methods is produced in Figure 6 for the SLM and in Figure 9 for the H-Bridge topology. The V<sub>PEAK</sub> and V<sub>RMS</sub> are meritorious for H-bridge over the SLM method as evaluated.



Fig. 3 MATLAB SIMULINK Model for the 7-level MLI using System Generator Tool



Fig.4 Switch patterns for the 7-level MLI AC output using SLM Topology



Fig. 5 % THD for the 7-level MLI AC output using the SLM Topology

Sampling time = 7	.38007e-05 s	
Samples per cycle = 2		
DC component = 0		
	.033 peak (2.145 rms)	
	2.52%	
1112 - 1	2.028	
0 Hz (DC):	0.00% 0.0*	
50 Hz (Fnd):	100.00% -1.3°	
100 Hz (h2):	0.52% 177.3°	
150 Hz (h3):	2.27% 176.0°	
200 Hz (h4):	0.17% 174.7°	
250 Hz (h5):	0.52% -6.6°	
300 Hz (h6):	0.12% 172.0°	
350 Hz (h7):	1.91% -9.3°	
400 Hz (h8):	0.25% 169.4°	
450 Hz (h9):	3.38% 168.0°	
500 Hz (h10):	0.09% -13.3°	
550 Hz (hll):	2.67% -14.6°	
600 Hz (h12):	0.14% 164.1°	
650 Hz (h13):	3.44% -17.3°	
700 Hz (h14):	0.65% 161.4°	
750 Hz (h15):	5.13% 160.1°	
800 Hz (h16):	0.20% 158.7°	

Fig. 6 Parametric evaluation for the 7-level MLI AC output using the SLM Topology



Fig 7 Switch patterns for the 7-level MLI AC output using H-bridge Topology



Fig 8 % THD for the 7-level MLI AC output using H-bridge Topology

Sampling time =	7.32601e-05 s			
Samples per cycle =				
	= 0			
	= 15.11 peak (10.	69 rms)		
THD =	12.52%			
0 Hz (DC):	0.00%	0.0°		
50 Hz (Fnd):	100.00%	0.0°		
100 Hz (h2):	0.07%	180.0°		
150 Hz (h3):	2.07%	180.0°		
200 Hz (h4):	0.54%	180.0°		
250 Hz (h5):	0.78%	0.0°		
300 Hz (h6):	0.24%	180.0°		
350 Hz (h7):	1.72%	0.0°		
400 Hz (h8):	0.22%	0.0°		
450 Hz (h9):	3.55%	180.0°		
500 Hz (h10):	0.19%	180.0°		
550 Hz (hll):	2.84%	0.0°		
600 Hz (h12):	0.37%	180.0°		
650 Hz (h13):	3.51%	0.0°		
700 Hz (h14):	0.16%	180.0°		
750 Hz (h15):	5.04%	180.0°		
800 Hz (h16):	0.39%	180.0°		
050 W# (b17) -	E 108	100 0°		 

Fig. 9 Parametric evaluation for the 7-level MLI AC output using the H-bridge Topology

#### **IV. CONCLUSION**

This article compares 7-phase MLI AC output using switch ladder topology and H-bridge topology. For verification purposes, the cross-assembly of the synthesized VHDL code was imported into the Simulink module for simulation. The % THD for both topologies are the same at 12.52%, whereas the parameters such as VPEAK and VRMS holds good for the H-bridge topology, but the number of the switch is low in SLM. Overall these topologies can be used for the analysis of faults using Machine learning and Deep learning algorithms in real time.

#### REFERENCES

[1] AlaaeldienHassan, Xu Yang, Wenjie Chen and Mohamad Abou Houran, "A State of the Art of the Multilevel Inverters with Reduced Count Components", Electronics, MDPI, Vol. 9,2020.

[2] Hari Priya Vemuganti ,DharmavarapuSreenivasarao, Ganjikunta Siva Kumar, Hiralal M Suryawanshi, Haitham Abu Rub, "A Survey on Reduced Switch Count Multilevel Inverters", IEEE Open Journal of the Industrial Electronics Society, 2021.

[3] M. JagabarSathik, Dhafer Almakhles, S. Ahamed Ibrahim, Saeed Alyami, S. Sivakumar, Mahajan Sager Basker, "A Generalized Multilevel Inverter Topology with Reduction of Total Standing Voltage", IEEE Access, 2017.

[4] MarifDaula Siddique, Saad Mekhilef, MuhyaddinRawa, Addy Wahyudie, BekkhanChokaev, and Islam Salamov, "Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress", IEEE Access,2020.

[5] Prem Ponnusamy, PandarinathanSivaraman, Dhafer J. Almakhles, SanjeevikumarPadmanaban, Zbigniew Leonowicz, MatheswaranAlagu, and JagabarSathik Mohamed Ali, "A New Multilevel Inverter Topology With Reduced Power Components for Domestic Solar PV Applications", IEEE Access, 2020.

[6] Prabhat Ranjan Bana, Kaibalya Prasad Panda, R. T. Naayagi, PierluigiSiano, and Gayadhar Panda, "Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation", IEEE, 2019.

[7] Kannan Chandrasekaran, Nalin Kant Mohanty, "A Flexible Rung Ladder Structured Multilevel Inverter", Tehničkivjesnik, 2020.

[8] VishwajithN, S Nagaraja Rao and Sachin S, "Performance analysis of reduced switch ladder-type multilevel inverter using various modulation control strategies", Journal of Physics: Conference Series, 2020,pp:1-12.

[9] MarifDaula Siddique, Atif Iqbal, Mudasir Ahmed Memon, and Saad Mekhilef, "A New Configurable Topology for Multilevel Inverter with Reduced Switching Components", IEEE Access, 2017,pp:1-15.

[10] Joseph Anthony Prathap, T.S.Anandhi, T.S.Sivakumaran "Real Time Implementation of FPGA based Digital PWM for 81-level Multi-level Inverter" in the IEEE xplore digital library and DOI: 10.1109/INVENTIVE.2016.7830132 on 26th January2017.

[11] Joseph Anthony Prathap, T.S.Anandhi, S.P.Natarajan "Implementation of Digital Pulse Width Modulation for 9-level Trinary Cascaded Hybrid Multi-Level Inverter using VHDL coding" in the International Journal of Applied Engineering Research, ISSN 0973-4562 Volume 10, Number 3, pp: 2284-2289, March2015

[12] Guido Ala, Massimo Caruso, Rosario Miceli, Filippo Pellitteri, Giuseppe Schettino, Marco Trapanese and Fabio Viola, "Experimental Investigation on the Performances of a Multilevel Inverter Using a Field Programmable Gate Array-Based Control System", Vol. 12, Energies, MDPI, 2019,pp:1-17.

#### **Author Biography**



Nithya Ramalingam was born in 1989 in Cuddalore, Tamil Nadu. She obtained a B.E [Electronics and Communication] degree from Anna University in the year 2010 and an M.Tech [Embedded Systems] degree from Sathyabama University in the year 2012. She has put in 6 years of service in teaching. She is currently a Research Scholar in the Department of Electronics and Instrumentation Engineering at Annamalai University, Chidambaram, Tamil Nadu, India. Her research interest includes VLSI design, development of digital control for converters, FPGA implementation of control algorithms, and renewable energy sources-based power converters for real applications.



Anitha T received her B.E., M.E., and Ph.D. degrees in Electronics and Instrumentation Engineering from the Annamalai University, Chidambaram, India in 1998, 2005, and 2017 respectively. She is currently working as an Associate Professor at the Department of Electronics and Instrumentation Engineering, Annamalai University, India since 1999. Her current research interests include power electronic converters, renewable energy systems, process control, and embedded systems. She published more than thirty papers in international journals and also has more than ten years of research experience in the area of power electronics.



**M.** Arulaalan was born in Pondicherry, in 1980. He received a B.Tech degree in Electronics and Communication Engineering from Pondicherry Engineering College in 2001, an M.E. degree in communication systems from Thiagarajar College of Engineering in 2005, and a Ph.D. degree in Electronics and Communication Engineering from Pondicherry Engineering College in 2018. He is currently working as a Professor at the Department of Electronics & Communication Engineering, CK College of Engineering and Technology, Cuddalore. He has authored or co-authored over 20 publications (books & book chapters, journal articles, and conference papers). His research interests include Electromagnetic theory, Microwave devices and micro-

strip antennas.

DOI: https://doi.org/10.15379/ijmst.v10i1.2645

This is an open access article licensed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0/), which permits unrestricted, non-commercial use, distribution and reproduction in any medium, provided the work is properly cited.